



## : United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO	.   1	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/065,694 11/11/2002		11/11/2002	Laura S. Chadwick	BUR920010195	2341
30449	7590	06/14/2004		EXAMINER	
	-	EN + WATTS	KERVEROS, JAMES C		
SUITE 201 3 LEAR JET				ART UNIT	PAPER NUMBER
LATHAM, NY 12033				2133	72
				DATE MAILED: 06/14/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

Jr.

		Λ
•	Application No.	Applicant(s)
	10/065,694	CHADWICK ET AL.
Office Action Summary	Examiner	Art Unit
	James C Kerveros	2133
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the o	correspondence address
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a repl If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be tingly within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	mely filed  ys will be considered timely. In the mailing date of this communication.  ED (35 U.S.C. § 133).
Status		
1) Responsive to communication(s) filed on  2a) This action is FINAL. 2b) This  3) Since this application is in condition for alloware closed in accordance with the practice under the practice.	s action is non-final. nce except for formal matters, pr	
Disposition of Claims		
4) ☐ Claim(s) 1-20 is/are pending in the application 4a) Of the above claim(s) is/are withdra 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) 1-20 are subject to restriction and/or  Application Papers  9) ☐ The specification is objected to by the Examine 10) ☐ The drawing(s) filed on is/are: a) ☐ accomplication may not request that any objection to the	wn from consideration. election requirement. er. cepted or b) □ objected to by the	•
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E	tion is required if the drawing(s) is ob	pjected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Bureat * See the attached detailed Office action for a list	ts have been received. ts have been received in Applicat prity documents have been receiv nu (PCT Rule 17.2(a)).	tion No red in this National Stage
Attachment(s)  1)	4) ☐ Interview Summan	y (PTO-413)
<ul> <li>2) Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)</li> <li>Paper No(s)/Mail Date</li> </ul>	Paper No(s)/Mail D	

Application/Control Number: 10/065,694

Art Unit: 2133

## **DETAILED ACTION**

## Election/Restrictions

Restriction to one of the following inventions is required under 35 U.S.C. 121:

- I. Claims 1-10, drawn to a method of testing a DRAM, classified in class 714, subclass 710.
- II. Claims 11-12, drawn to an apparatus for testing a multiplicity of embedded DRAM blocks by writing test data pattern into each DRAM block simultaneously, classified in class 714, subclass 718.
- III. Claims 13-20, drawn to an apparatus for testing a multiplicity of embedded DRAM blocks by writing test data pattern into each DRAM block sequentially, classified in class 714, subclass 726.

The inventions are distinct, each from the other because of the following reasons:

Inventions II and III in a First Group and I in a Second Group are related as product and process of use. The inventions can be shown to be distinct if either or both of the following can be shown: (1) the process for using the product as claimed can be practiced with another materially different product or (2) the product as claimed can be used in a materially different process of using that product (MPEP § 806.05(h)). In the instant case the method (invention I in the Second Group) as claimed can be practiced with a different apparatus, since (inventions II and III in the First Group) does not include the means of writing test data pattern into each DRAM block sequentially and simultaneously. For example the method of testing multiple memory RAMS can be used with read/ write means for multiple memory RAMS.

Application/Control Number: 10/065,694

Art Unit: 2133

Inventions II and III are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention II has separate utility such as the apparatus of testing a multiplicity of embedded DRAM blocks by writing test data pattern into each DRAM block simultaneously, does not require the means of invention III by writing test data pattern into each DRAM block sequentially. For example invention II can test multiple memory RAMS by performing writing test patterns simultaneously. See MPEP § 806.05(d).

Because these inventions are distinct for the reasons given above and have acquired a separate status in the art because of their recognized divergent subject matter, restriction for examination purposes as indicated is proper.

A telephone call was made to Robert Walsh on June 4, 2004 to request an oral election to the above restriction requirement, but did not result in an election being made.

Applicant is advised that the reply to this requirement to be complete must include an election of the invention to be examined even though the requirement be traversed (37 CFR 1.143).

Applicant is reminded that upon the cancellation of claims to a non-elected invention, the inventorship must be amended in compliance with 37 CFR 1.48(b) if one or more of the currently named inventors is no longer an inventor of at least one claim remaining in the application. Any amendment of inventorship must be accompanied by a request under 37 CFR 1.48(b) and by the fee required under 37 CFR 1.17(i).

Application/Control Number: 10/065,694

Art Unit: 2133

Any inquiry concerning this communication or earlier communications from the examiner should be directed to James C Kerveros whose telephone number is (703) 305-1081. The examiner can normally be reached on 9:00 AM TO 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on (703) 305-9595. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

U.S. PATENT OFFICE

Examiner's Fax: (703) 746-4461 Email: james.kerveros@uspto.gov

Date: 7 June 2004

Office Action: Election Restriction

Examiner

Art Unit 2133

Albert DeCady
Primary Examiner